Abstract-This paper presents a new generalized solution for DC bus capacitors voltage balancing in back-to-back m level diodeclamped multilevel converters connecting AC networks. The solution is based on the DC bus average power flow and exploits the switching configuration redundancies. The proposed balancing solution is particularized for the back-to-back multilevel structure with m=5 levels. This back-to-back converter is studied working with bidirectional power flow, connecting an induction machine to the power grid.
INTRODUCTION
Multilevel converters have several advantages when compared with the classic two level converters [1] , [2] . However, one drawback of diode-clamped multilevel converters is the difficulty of achieving a correct capacitor DC bus voltage balancing. To solve this problem there are some possible solutions [3] : the first is to use additional low dissipation circuitry such as buck-boost converters in order to transfer the energy among the asymmetrically charged capacitors; the second solution is to use the switching configurations redundancies. A minimum-energy property based capacitor voltage balancing technique was proposed by [4] and recently balancing techniques have been proposed by [5] , [6] , [7] where is used PWM, space vector modulation and virtual space vector PWM to achieve voltage balancing.
Sections 2 and 3 of this paper present the back-to-back multilevel converter modeling and control, considering the generalized back-to-back multilevel converter of Fig. 1 , assembled joining two single converters linked by the (m-1) DC bus capacitor voltages. The back-to-back multilevel converter interconnects the AC power grid to a three phase induction machine, working in motor or generator mode.
A new DC bus capacitor voltage balancing solution that exploits the switching configuration redundancies and is based on the converter average power flow is presented in section 4. This solution drives the converter to a constrained capacitors voltage unbalance without increasing excessively the computation time or the switching frequency. This balancing method has an easier implementation when compared to other methods already proposed in [4] . Simulations results of the proposed capacitor voltages balancing method are presented in section 5.
II.
CONVERTER GENERALIZED MODEL IN DQ COORDINATES For the converter modeling, semiconductor devices are supposed ideal (zero ON voltages, zero OFF currents, zero switching times). It is also used the back-to-back converter numbering methodology presented in Fig. 1 The first order time derivatives of the converter capacitors and output voltages in 123 coordinates are given respectively by (1) and (2) . 
III. GRID AND MACHINE SIDE SLIDING MODE CURRENT CONTROL Grid side and machine side phase currents are controlled using sliding mode control in αβ coordinates. To ensure reaching and sliding mode operation it is necessary to guarantee the stability condition (6), [8] , [9] .
Where the two sliding surfaces ( ) (table 1) . These αβ levels define the voltage space vector to be applied by the converter, which corresponds to the specific converter switch configuration necessary to assure the stability condition (6) . Space vector in αβ coordinates are presented in Fig. 2 , where (α β) represents respectively the α and β levels. Chosen the vector in the αβ plane (α β), using the above strategy, the vector is then written in 123 coordinates (a b c) in order to choose the correct redundant vector that leads to the capacitor voltages balancing goal. 
The n v variable represents the three phase vector DC bus voltage level, from 0 to (m-1), and can be calculated by (8) using the vector identification (a b c). 4 3 2); until the redundant vector that have at least one maximum element, in case of m=5 the vectors elements maximum value is four, that is equal to the upper switches number per converter phase.
IV.
DC BUS CAPACITORS VOLTAGE BALANCING One drawback of diode-clamped multilevel converters is the difficulty of achieving a correct DC bus capacitors voltage balancing. To solve this problem there are some possible solutions [3] : the first is to use additional low dissipation circuitry such as buck-boost converters in order to transfer the energy among the asymmetrically charged capacitors; the second solution is to use the switching configurations redundancies. In the single converter topology the first option has to be used to assure the correct balancing in all converter working ranges [3] . The back-to-back topology enables the capacitors DC bus voltages balancing without using any additional circuitry, but known solutions require high computational power and increase the switching frequency of the power semiconductors [4] . This paper exploits the switching vectors redundancies and is based on the converter average power flow and on the measured capacitors voltage unbalance. This solution is applied to both grid and machine side converters and drives the converter to a constrained capacitors voltage unbalance without excessively increasing the computation power or the switching frequency. This balancing method has an easier implementation when compared to methods proposed in [4] .
The first step to balance DC capacitors bus voltages is to calculate each capacitor voltage error e Cj (9) as the difference between the capacitor reference voltage u C * , and the capacitor measured voltage u Cj . The active capacitors used in each specific switch configuration given by a generic vector, can be obtained using the vector identification (a b c) by (11 Depending on the load current direction and for a given switch configuration, the capacitors connected in the circuit will charge or discharge. Taking in account the average power flow, if the power flows from the DC bus to the converter output load the capacitors will discharge in average terms, otherwise they will charge.
Knowing the average power flow direction in each converter side and for a given base vector, the redundant vector is chosen considering the following rules:
If the power flows to the DC bus is P DCav >0, then it is chosen the redundant switch configuration that uses the capacitor or capacitors group that have the highest error voltage, corresponding to the lower charged capacitors.
If the power flows from the DC bus is P DCav <0, it is chosen the redundant switch configuration that uses the capacitor or capacitors group that presents the lower error voltage corresponding to the capacitors with higher voltages; Table II illustrates the capacitor selection rules according to DC bus average power flow P DCav .
TABLE II CAPACITORS VOLTAGES BALANCING CONCEPT
For the first voltage level n v =1, it is easy to choose the capacitor because each possible configuration uses only one capacitor, and depending on the power flow direction, it is selected the switch configuration that corresponds to the capacitor with the maximum or minimum error. In the second voltage level, n v =2, two capacitors are used in each configuration and depending on the power flow direction it is selected the capacitor pair that has the maximum or minimum sum error. This procedure is repeated in the following voltage levels. The application of these capacitor voltage balancing rules can be generalized by finding the minimum or maximum (depending on the power flow direction) sum of the errors of capacitor voltages (13). Each e CT term is the sum error of a possible capacitor configuration for the given vector. Expression (13) is similar to (12) , but instead of using the capacitors identification C 1 , C 2 , …C n is written as a function of the capacitors error sum e C1 +e C2 Supposing that the capacitors sum (e C2 +e C3 ) has the highest error value and the converter power flow is to the DC bus, P DCav >0, then the chosen vector is redundant vector (3 2 1).
V.
SIMULATION RESULTS In order to evaluate the performance of proposed global generalized model, capacitors voltage balancing technique and evaluate the sensibility of converters total commutations to active power and capacitors voltage tolerance, a back-toback five level converter connecting an induction generator to the grid was simulated. Also was considered a three phase 400Vrms balanced grid, an 800V DC bus where the capacitors pre-charge voltage was 200V and a 400Vrms, 1.5kW, 1410rpm squirrel cage induction machine with the following parameters:
Nms. The theoretical results presented in A and B were obtained using the multilevel developed model.
A. Model and Voltage Balancing Technique Performance
The simulation is carried out during 2.5s and presents four distinct zones: In the first time interval, from 0 to 0.5s, the machine starts up to the nominal speed value, the power flow is from the grid to the machine and there is no DC bus voltage balancing method applied; at the t=0.5s it is applied a negative load torque to the machine, forcing the machine generation mode and the power flow direction is inverted, flowing from the machine to the grid; in the third time interval, from 1s till 1.5s it is applied the proposed capacitors voltage balancing method; in the last time interval from 1.5s till the end, it is considered a 10% hysteretic band around the capacitors reference voltages. Fig. 4 illustrates the capacitors voltages, u C1 , u C2 , u C3 and u C4 , during the simulation period. Between t=0 and t=1s the capacitors voltages deviate from their initial value 200V, once there is no balancing method applied. Also during this time interval, it can be seen the change produced by the power flow inversion. From 0 to 0.5s the induction machine operates in motor mode and the power flows from the grid. During this time period, the capacitor C 1 and C 4 discharge and C 2 and C 3 overcharge. At instant t=0.5s the power flow is reversed and the machine starts to work in generator mode. Then the power flows to the grid and there is a change in the capacitors charge mode: C 1 and C 4 which were previously discharging start to overcharge whereas capacitors C 2 and C 3 which were charging start to discharge.
From t=1s to t=1.5s it is clearly shown the effectiveness of the proposed capacitor voltages balancing method. During the last period (1.5s to 2.5s) the proposed capacitors voltage balancing technique was applied only when capacitors voltage were outside the hysteretic band of 10% around capacitors voltage reference.
During the last time period and with the established power flow, capacitors voltages u C1 and u C2 are bounded and tight to the limits of the hysteretic band, whereas capacitor voltages u C3 and u C4 have an unrestricted evolution inside the referred band. Using the mentioned capacitors voltage hysteretic band it is achieved a switch commutations saving of 65% in the grid side converter and about 80% in the machine side converter.
B. Converters Switching Rates
In sliding mode, the converters switching rates depend on their working electrical conditions such as machine behavior related with active and reactive power flow, DC bus voltage level, pre-established controller tolerances namely DC bus voltage, machine speed and current controllers and capacitors voltage balancing tolerance.
For the system working scenario presented in V -A, where the machine behavior, steady state and dynamical, determines the system power flow, it is presented in Fig. 5 for both converters their switching rates (the number of total power semiconductor commutations per second). As it can be seen in Fig. 5 , there are three distinct intervals. In the first one, which is related to the machine start up and power flow inversion a lower converter switching rate is obtained. In the second one, corresponding to the time period with full capacitors voltage balancing, it is obtained a high increment in the switching rates, as was expected due to the imposed switching demand for the voltage balancing of capacitors. In the last time period, the capacitors voltage balancing is carried out allowing a 10% voltage tolerance, resulting in a significant decrease of switching rates. The final switching rate obtained is only slightly above the switching rate without capacitors voltage balancing. Fig. 6 shows results of the sensitivity of the converter switching rates to the level and direction (motor and generator mode) of active power flow, in this case it was considered a fixed 10% of capacitor voltage balancing tolerance and active power increments of 10%. 6 shows that, independently of power flow level, the grid side converter have higher number of total commutations than the machine side converter. Also it can be seen that for low level power flow under 10% of maximum power, the grid side converter has a particularly increase of commutations and for this converter the total commutations are almost independently of machine working mode. Comparing commutations from grid and machine side converters it can be said that the last one is more disturbed by the machine working mode. Both converters have the maximum commutations when are delivering active power to the DC bus. Fig. 7 shows results of the sensitivity of the converter switching rates to the capacitor voltage tolerance, considering the maximum machine power and tolerance increments of 1% between 0 and 10%. In Fig. 7 , between the interval of 2% and 10% of capacitors voltage tolerance, the grid and machine side converter total commutations are almost constant, for both motor and generator working modes. For small capacitors voltage tolerances, until 2% of capacitor voltages, the commutations rise to the highest values, the maximum value is achieved when the tolerance equals to 0, which corresponds to a full capacitors voltage balancing.
VI.
CONCLUSIONS This work presented a new method to balance the DC bus capacitors voltages used in back-to-back m level diodeclamped multilevel converters, exploiting the redundant space vectors and using the DC bus average power flow direction. Simulation results show good accuracy in capacitor voltage balance, without using additional circuitry or time consuming algorithms. Also, the balancing method can be applied in a full voltage balancing way or allowing a capacitor voltage tolerance, which permits a commutation saving.
The grid side converter is controlled in order to achieve the pre-established DC bus voltage reference over the desired reactive power delivered to the grid. The machine side converter is controlled to obtain the desired machine shaft speed. Controllers of both converters use current sliding mode control techniques implemented in αβ coordinates.
Grid and machine side converter total commutations are almost constant for variations in active power or capacitor voltage balancing tolerances, except in the case of low values of power flow and voltage balancing tolerance, which increase the total commutations. Both converters have the maximum total commutations when delivering active power to the DC bus.
